![EmuCR: rpcs3 EmuCR: rpcs3](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjzGY7-uc6K6WcyIY8anuFwv_nhXXZJJrSVUGPfzyotS7wEl7MgqI_EUlbpLYHORn_FRyOhnK8FQV2uiwNy03imDCI-W-_QcWmyATJRUDhBJ8HzcA6vcH2s5CGvbOryfv4UkhET8qpvsGY/s1600/ps3logon.png)
rpcs3 Git Changelog:
* SPU LLVM: combine SELB with comparison instructions
* PPU LLVM: simplify VSUBCUW, VSUBUBS, VSUBUHS, VSUBUWS
* PPU LLVM: simplify VADDCUW, VADDUBS, VADDUHS, VADDUWS
* SPU LLVM: improve SHL, SHLH, ROTM, ROTHM instructions
* SPU LLVM: improve ROTMA and ROTMAH instructions
* SPU LLVM: combine SHUFB with CWD-alike instructions
* SPU LLVM: improve SHUFB with constant mask
* SPU LLVM: constant computation fixes
* SPU LLVM: fix constant propagation
* SPU: rename block stats
* SPU: simplify unimplemented event check
* SPU: improve analyser (v5)
* SPU LLVM: inline RDCH
* SPU LLVM: inline RCHCNT
* SPU LLVM: clean NOP/LNOP
* SPU LLVM: refactor halt instructions
* Implement cpu_translator::pshufb<>()
* Implement spu_iname helper
* Use LLVM 7 (master)
* Funny workaround
* Rewrite cpu_translator::avg()
* SPU LLVM: fix jt target duplication bug
* SPU LLVM: use cpu_translator::build<>
* SPU LLVM: improve function type
* Update cpu_translator
Download: rpcs3 Git (2018/07/07) x64
Source: Here
0 Comments
Post a Comment